April 5, 1999

49 Supp. Midtern E.E. 451.3/ENEL 489 VLSI/Integrated Circuit Design

Page 3


#### **OUESTION #1**

IN. TKS: 15 (5 + 5 + 5)

Being able to "reverse engineer" the layout of a facet (cell) is an important skill to verify the functionality of the cell as well as to uncover any layout errors. All the parts of this question relate to the diagram of the facet (cell) on the next page.

a) Identify the various layers by running coloured lines through the centre of each polygon (do not bother shading in the whole polygon as that will take too much of your time). Use red for polysilicon, blue for metal1, black for metal2, green for n+ diffusion, yellow/orange for p+ diffusion, "x" for contact cuts, and "o" for vias. If you need to use additional or different colours, make sure to provide a legend on your diagram.

Question #1 a) Work Sheet








April 5, 1999

EE
b) Draw the equivalent transis

Vhat function does this cel

Exam File Provided By The UofS IEEE Student Branch

ieee.usask.ca



# QUESTION #2

Crystal Holder

Heater

in RKS: 15 (5 + 5 + 5)

Consider the following three (3) parts of this question. For each of the parts, provide a short explanation. Do all three (3).

 a) Describe the means whereby an ingot of silicon may be produced from a crucible melt of polycrystaline silicon. In particular, use a diagram and discuss the steps involved.

#### Question #2 a) Work Sheet

The Czochralski method is used to produce injects of silicon from a crucioli melt of polycriptalline silicon. The following steps are performed;

- 1) a cryptal peed is held in a cryptal holder
- 2) The seed is dipped into the melt to initiate single-criptal growth. The silicon is contained in a quarty crucible, surrounded by a graphite radiator. The atmosphere above the mell is helium on silicon
  - 3) The seed is gradually withdrawn from the mett, while being rotated.
- 4) so the criptal is withdrawn, it freezes in a perfect crystalline otherture.
- 5) Growth continues for several hours. Showth rates are typically 30 to 180 mm/hr.
- 6) When all melt is consumed the injet

  s oliced with waters between 0.25mm + 1.0mm
  thick.

Student Name: Student Number:

ag Supp. midtern

April 5, 1999 E.E. 451.3 / ENEL 489 VLSI / Integrated Circuit Design
b) Describe the operation of an enhancement n-channel transistor. Use a diagram.

#### Question #2 b) Work Sheet

Transisten: Drain Gate Source Conductor Insulator

Chenry Region Vgs = Voltage Cate-Source


P-substrate

Vds = Voltage Drain Sour

Vt = Threshold Voltage

There are several main operation modes of the transistor:

When Vg= < X Vt this is the ACCUMULATION mode



When Vgs = Vt this is the DEPLETION mode

Totale depletion region

when Uge > Vt this is the INVERSION mode



(over)

Student Name:

Student Number.

Page

c) For a Medium Size Inverter (MSI) CMOS inverter, plot the output voltage vs input voltage characteristic for various selections of the input voltage. Where necessary, use device parameters as indicated on Page 2 of the examination paper.

#### Question #2 c) Work Sheet

Region A: 
$$0 \le U \text{in} \le U \text{tn}$$
 Vout = 5  $Idsn = -Idsp = 0$   
Region B:  $V_t \le V \text{in} < V_DD/2$   $0.1 \le U \text{in} < 2.5$   
 $V_DD = (V_in - U + p) + \sqrt{(V_{in} - U + p)^2 - 2(V_{in} - \frac{V_DD}{2} - V_{ip})U_{bo} - \frac{P_n}{P_n}(V_{in} - U + p)^2}$   
 $P_n = \mu_n \in (W)$   $W = S_{\mu m}$   $\mu_n = 7.75 \text{ cm}^2/J_s$   $t_{in} = 5 \times 10^{-6} \text{ cm}$ 

$$\beta_n = \frac{\mu_n \epsilon}{4\sigma_x} \left( \frac{W}{L} \right) = 3\mu m \qquad \mu_n = 775 cm^2/J_s \qquad to x = 5 \times 10^{-6} cm$$

$$= 5.3524 \times 10^{-5} F/J_s$$

$$\rho_{p} = \frac{\mu_{p} \epsilon}{l_{o} \times} \left( \frac{W}{L} \right) \quad W = 9 \mu n \quad \mu_{p} = 250 \text{ cm}^{3}/U_{s} \qquad \frac{\rho_{n}}{\rho_{p}} = 1.0333$$

$$= 5.1797 \times 10^{-5} \, \text{F/V}_{s}$$

 $V_{L_n} = 0.7$ VDD=5V

Vtp = -0.84

Region C: 
$$Vin = \frac{V_{DD}}{2}$$
  $V_{vut} = \frac{V_{DD}}{2}$ 

Student Name: \_\_\_\_

"I can't take it anymore, Felix. I'm crackin' up. Everything you do irritates me. And when you're not here, the things I know you're gonna do when you come in irritate me. You leave me little notes on my pillow. I told you 158 times I cannot stand little notes on my pillow! 'We are all out of cornflakes. F.U.' It took me three hours to figure out that F.U. was Felix Unger."

April 5, 1999

E.E. 451.3 / ENEL 489 VLSI / Integrated Circuit Design


Pege 8

QUESTION #3

'. 'RKS: 15 (5 + 10)

Consider the following circuit. It is the T-Latch that you analyzed as part of one of your assignments.

Note that a CMOS3DLM Minimum Size Inverter has a n-channel pull-down transistor of size 3µm:3µm (W:L) and a p-channel pull-up transistor of size 9µm:3µm (W:L). As well a CMOS3DLM Minimum Size T-Gate has a n-channel transistor of size 3µm:3µm (W:L) in parallel with a p-channel transistor of size 9µm:3µm (W:L).



E.E. 451.3 / ENEL 489 VLSI / Integrated Circuit Design

April 5, 1999

a) How much faster (or slower) is a Minimum Size Inverter and T-Gate series combination compared to just a Minimum Size Inverter? Assume the circuit driving each is a Minimum Size Inverter. Assume the load on each is a Minimum Size Inverter.

## Question #3 a) Work Sheet

Timing dependent on gate area

$$\frac{108}{73} = 1.5 \quad \text{times}.$$

Student Name: Student Number: 99 Supp. Midterm

E.E. 451.3 / ENEL 489 VLSI / Integrated Circuit Design

Page 10

b) Draw a timing diagram for the T-Latch circuit. Use the inputs as shown below (illustrative only; not to scale). Calculate and Indicate important times (delays and rise/fall times).

Assume the following (you may also make other appropriate assumptions):


· Assume 2ns rise and fall times of the C input.


Assume the D input has stabilized before the clock inputs are asserted.

· Assume that the only load capacitances are the gate capacitances of the transistors.

 Assume 10%-90% (90%-10%) rise (fall) times are the same as the 0%-100% (100%-0%) rise (fall) times.

### Question #3 b) Work Sheet





\* X More work on back of pg. 8